工作职责：

1. Responsible for FPGA RTL design, simulation and on board verification.
2. Responsible for frontend digital design for ASIC chips.
3. Participate in architecture definition, test and maintenance of verification platform.
4. Assist embedded FW development for SOC architecture

任职资格：

1. Skillful FPGA RTL design is required. Good knowledge of digital design and system design.
2. Be experienced in FPGA IP using, such as PLL, DDR controller, transceiver.
3. Strong analytical, and problem solving skills as well as hands-on lab debugging skills.
4. Have a good knowledge of timing analysis.
5. Strong analytical, and problem solving skills as well as hands-on lab debugging skills.
6. Good communication skills, especially in technical writing and reporting.
7. 3 years+ working experience in digital design